ICE-V Wireless (Combined ESP32C3 and iCE40 FPGA board)

ICE-V Wireless (Combined ESP32C3 and iCE40 FPGA board)

ICE-V Wireless (Combined ESP32C3 and iCE40 FPGA board)

This project combines an Espressif ESP32-C3-MINI-1 (which includes 4MB of flash in the module) with a Lattice iCE40UP5k-SG48 FPGA to allow WiFi and Bluetooth control of the FPGA. ESP32 and FPGA I/O is mostly uncommitted except for the pins used for SPI communication between ESP32 and FPGA. Several of the ESP32C3 GPIO pins are available for additonal interfaces such as serial, ADC, I2C, etc.

This project comprises both hardware, firmware, gateware and host-side communication utilities.

ICE-V Wireless Pinout

Get more info about this projects by visiting the ICE-V Wireless Github page below:



ICE-V Wireless

Next Post Previous Post
No Comment
Add Comment
comment url